We demonstrate control of the thermal hysteresis in superconducting constrictions by adding a resistive shunt. In order to prevent thermal relaxation oscillations, the shunt resistor is placed in close vicinity of the constriction, making the inductive current-switching time smaller than the thermal equilibration time. We investigate the current-voltage characteristics of the same constriction with and without the shunt-resistor. The widening of the hysteresis-free temperature range is explained on the basis of a simple model.
A superconducting weak-link (WL), such as a constriction, between two bulk superconductors is of interest for its Josephson junction-like properties and subsequent application to micron size superconducting quantum interference devices (µ-SQUIDs) [1, 2] . The latter can be used in probing magnetism at small scales [3] [4] [5] [6] . Hysteresis present in current-voltage characteristics (IVCs) is a limiting factor in WL-based SQUIDs. In a hysteretic IVC when the current is ramped up from zero, the device typically switches to a non-zero voltage state at the critical current I c . The subsequent current ramp-down gives a switching to zero-voltage state at a smaller current, called re-trapping current I r . Hysteresis in IVCs is seen at low temperatures and disappears above a crossover temperature T h as I c and I r meet [7] [8] [9] . In a conventional tunnel-barrier type Josephson-junction, hysteresis arises from large junction capacitance and can be eliminated by adding a shunt-resistor in parallel to the junction [1, 10] . The hysteresis in WLs is due to local Jouleheating [11, 12] , which gives rise to a self-sustained resistive hot-spot in the WL region, even below I c .
Eliminating thermal hysteresis in WLs has been the subject of intense research in the past years. A parallel shunt resistor far away from the WL [13] gives rise to relaxation oscillations due to the large inductive time for switching of the current between the WL and the shunt. The performance of such SQUIDs with a distant shunt-resistor is eventually similar to that of the hysteretic ones [3, 13] . A normal metal shunt directly on top of the constriction [14] [15] [16] has been tried, but it affects both the superconductivity and thermal properties in a way that depends on the interface transparency. A systematic study of the ability of a parallel shunt in preventing both the thermal runaway and hysteresis is thus highly desirable.
The role of a shunt-resistor can be understood using a simple quasi-static thermal model discussed by Tinkham et al. [17] . In this model, the heat generated in the resistive hot-spot in a long constriction is conducted (only) through electronic conduction to the large electrodes at the end. The thermal conductivity K of the normal metal and superconductor are assumed to be identical and temperature-independent. The re-trapping current is then found to be I r (T b ) = I r (0) 1 − T b /T c with I r (0) = 4 KAT c /LR n . Here R n is the normal resistance of the constriction of length L and cross-sectional area A, T b is the bath temperature and T c is the superconductor critical temperature. From Ginzburg-Landau theory [2] the critical current follows
Thus I c and I r cross at a crossover temperature
. In the presence of a shunt resistor R s , the bias current is shared between the shunt and the WL, when the latter is resistive. Thus, in I r (0) expression, 1/R n is replaced by (1/R n ) + (1/R s ). As a result I r (0) changes to a higher value given by In this Letter, we compare the current-voltage characteristics of carefully designed WL devices with (and without) a shunt resistor kept in close vicinity of the WL, thus making the inductive current-switching time smaller than the thermal equilibration time. We observe an increase in the re-trapping current and a widening of the hysteresis-free temperature range thanks to the shunt, which we discuss using the above model.
Devices were fabricated on Si substrates in two subsequent lithography and e-beam deposition steps as follows: 1) laser lithography of shunt meanders and alignment marks on a photo-resist, 2) deposition and lift-off of a Ti (3 nm)/Au (20 nm) layer, 3) oxygen reactive-ionetching (RIE) to remove residual resist, 4) deposition of a 31 nm thick Nb-film, 5) aligned electron beam lithography of a PMMA resist of the WL pattern, 6) deposition and lift-off of a 20 nm thick Al-film, 7) etch of Nb with SF 6 -RIE, 8) chemical removal of Al. After fully characterizing the shunted device, the Au shunt was etched using a KI-I 2 solution which does not attack Niobium. Electrical transport studies down to 1.3 K were pursued using a closed cycle He-refrigerator [19] with a homemade sample holder that incorporates copper powder filters. The data were recorded using data acquisition cards and homemade analog electronics. Two nominally identical devices demonstrated similar results. For the two cases, R drops from a saturation value of 135 or 72 Ω (at 10 K) with two transitions at T c1 = 8.5 K and T c2 = 8.8 K. These two critical temperatures are attributed respectively to the narrow-leads and the wide leads. Let us stress that the critical temperatures T c1,2 are not affected by the removal of the Au shunt, which confirms that the shunt etching did not damage the niobium pattern. From the resistance drop at T c2 for the unshunted device, we find a square resistance R = 3.5 Ω giving a resistivity value of 10.8 µΩ.cm for the Nb film. From the narrow lead resistance and dimensions, we estimate R W L = 9 Ω and 2R 1 = 56 Ω. By comparing the resistances of the two devices just below T c2 , we find R s = 35.6 Ω, which is consistent with separate measurements of Au wires' resistances.
While designing the device, we have kept the shuntresistor close to the WL to minimize the associated loop-inductance L sh . The inductance of a square loop with sides a and width b a, is given by 
1 ps. The heat is transferred to the substrate over a length-scale given by thermal healing length l t (= Kt/α = 1.6µm) [8, 21] . Here t is the film thickness and α is the interface heat loss coefficient. Thus the thermal cooling time is τ T = l t 2 /π 2 D = ct/π 2 α with D (=K/c = 1 cm 2 /s) as the diffusion constant and c as the volumetric heat capacity. We thus estimate the thermal time τ T = 2.5 ns, which is much larger than τ L . When the WL switches from the superconducting to the resistive state, the current redistribution between the shunt and the WL is thus much faster than the thermal runaway in the device. Figure 2 shows IVCs of the unshunted device at various temperatures. At low temperatures, sharp voltage jumps and drops are observed at the critical current I c and at two re-trapping currents I r1 and I r2 . The latter two arise from thermal instabilities respectively in the WL plus the narrow leads (I r1 ) and in the wide leads (I r2 ) [8] . At 1.3 K, I c is higher than both I r1 and I r2 [see Fig.  2(a) ]. The IVC slope above I r2 is 142 Ω, slightly larger than the normal state value of 135 Ω because of overheating. At higher temperatures when I r2 is smaller and heating less, the slope is 135 Ω. The IVC slope above I r1 is 73 Ω, which is close to the combined resistance R W L + 2R 1 , i.e. 65 Ω. The slightly larger value is due to the spread of the hot-spot into the wide leads. With increasing temperature, I c crosses I r2 near 3.2 K [see Fig.  2(b) ] and it merges with I r1 near T h = 6.25 K [see Fig.  2(e) ]. At higher temperature, the IVC is non-hysteretic and the resistance for I > I c is 65 Ω, indicating that the WL as well as the narrow leads are resistive. Figure 3 shows IVCs of the same device but prior to the shunt removal. We observe voltage jumps and drops at I c and I r1 while the second retrapping current I r2 is visible only in IVCs with a larger bias current excursion [21] . In the resistive region, the slope is always 22 Ω which corresponds to the parallel combination of the normal resistance of the WL plus the narrow-leads with the shunt, i.e. (R −1
The critical current I c magnitude at low temperatures is the same, within the error bars, as that of the unshunted device, confirming that the shunt removal did not damage the WL. Remarkably, the re-trapping current I r1 has a higher value as compared to that of the unshunted device. As a result of I r1 enhancement, I c and I r1 meet at a lower crossover temperature T hs = 5 K in the shunted device, see Fig. 3(d) .
We summarize the temperature dependence of I c , I r1 and I r2 for both devices in Fig. 4 . In every case, the retrapping current I r2 nearly follows a square root dependence with the bath temperature [8] extrapolating to zero at T c2 . This is consistent with I r2 being related to the thermal instability of the wide leads. Between about 3 K and the crossover temperature T h or T hs , the critical current I c of both devices decreases linearly with temperature. The extrapolated critical temperature T c close to 7.2 K is that of the WL itself. In both the devices, the critical current I c decays markedly slower above T h or T hs , owing to the proximity effect [8] . The retrapping current I r1 follows a similar temperature dependence in the two devices but with a higher magnitude, by a factor of about 1.64, in the shunted device. This factor is similar to that found from Eq. 1, i.e. 1.67, by using R s = 35.6 Ω and R n = 2R 1 + R W L = 65 Ω. A more appropriate model, incorporating the interface heat loss, for our device configuration provides a similar agreement, where the ratio is found to be close to 1.60 [21] . For our devices, both the models give similar agreement [21] , as the conduction dominates over interface heat loss because the narrow leads' length is comparable to l t [8] . The two models have significant disagreement when the constriction is much longer than l t [21] . Thanks to the shunt and the related I r1 enhancement, the hysteresis-free temperature range has increased from [6.25 K, 8.6 K] to [5 K, 8.6 K], see Fig. 4 . For instance, the WL without shunt is hysteretic at 5 K, see Fig. 2(d) , while the one with shunt is non-hysteretic, see Fig. 3(d) .
The merging of I c and I r1 above T h is different from our earlier results on unshunted µ-SQUIDs [8] where a crossing of the two was seen at T h . Due to the presence of the SQUID loop, the heat evacuation in the µ-SQUIDs is more efficient. For single WL devices with similar I c values, the less efficient heat evacuation favors merging over crossing. In fact, just below T c , where I c is small, heat evacuation eventually dominates, and we do see distinct signatures of both I c and I r1 in IVCs. We also see large fluctuations in voltage close to T h and for currents near I c in both the devices, see Fig. 2(e) and 3(d) . From the time-series data we find a bistable telegraphic-like voltage signal in this regime. Thus time averaged voltages in the IVCs show significant fluctuations. Close to the boundary of the bistable regime, more sensitivity to noise is indeed expected.
Finally, let us discuss how we could further increase the re-trapping current and hence expand the hysteresisfree temperature range. Using a lower R s value will increase I r1 further and widen the hysteresis-free temperature range for a given WL device. Nevertheless, this will also reduce the overall normal resistance and result in a lower voltage signal to be measured. The same can also be achieved by using a smaller I c WL with same R s value. We have verified this claim in another shunted device, with same R s value and smaller I c , showing a T hs below 4.2 K. In any case, the shunt-resistor has to be kept close enough to the WL, so as to avoid relaxation oscillations, but not too close to cause heat or electron sharing between WL and the shunt, which can affect the WL superconductivity.
In summary, we have demonstrated a significant improvement of the hysteretic behavior of superconducting WL devices, using a parallel resistive shunt in close vicinity to the WL. As a result of the shunt, the hysteresisfree temperature range is wider. Our results can help to further develop WL-based non-hysteretic devices such as SQUIDs.
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and
Here, ρ n is the the normal state resistivity of the narrow lead. l t = Kt/α is the thermal healing length, which is defined as the length scale over which the heat (Q 0 = wαl t (T c − T b )) is transferred to the substrate. Here the coefficient α is characteristic of the interface. q represents the ratio of R W L to the resistance of 2l t length of the narrow lead. The voltage across the WL for a given x 0 is:
In the presence of R s the bias current is given by I = increases with reducing R s value, see Fig. 5(b) . We find that i rs value mainly depends on the narrow-lead and shunt resistance values but it does not depend much on R W L . I 0 follows a square root dependence on (T c − T b ) implying the same for I rs . The increment in re-trapping current by the parallel shunt resistance is in agreement with our model with R s = 35.6 Ω, R n = 2R 1 = 56 Ω and R W L = 9 Ω. Fig. 5(b) shows the enhancement of retrapping current for two different lengths of the narrow lead. For comparison, we have also plotted results from the simple model (Eq. 1 of the main manuscript). Since the length of narrow leads (L=3 l t ) in our devices is comparable to l t , we are still in a regime, where conduction dominates over surface heat loss. Thus both the models give similar enhancement in retrapping current. With longer length of the narrow leads, the simple model deviates significantly from the detailed model as seen in Fig. 5(b) for L = 9l t . Fig. 6 shows IVCs at higher bias currents, where we see several jumps in voltage occurring at different currents. At 1.3 K these currents are: I r1 = 0.45 mA, I r2 = 0.78 mA, I c = 0.85 mA, I r3 = 1.80 mA, I r4 = 2.08 mA, and I r5 = 2.18 mA. We see several kinks between 1.82 mA and 1.43 mA while ramping down the current. The jumps at I c , I r3 , I r4 and I r5 are seen, when we ramp the current up, while the others occur during current ramp down. These transitions have been seen reproducibly in three different devices and are attributed to the thermal instability of N-S interface in different superconducting portions. The magnitude of I r2 agrees with the instability current in 2 µm wide leads [8] . All the five re-
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